

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/836,449	04/17/2001	Stephen J. Fonash	823.0052USQ1	7746
22204 75	90 07/28/2006		EXAM	INER
NIXON PEABODY, LLP			BOOTH, RICHARD A	
401 9TH STREET, NW SUITE 900 WASHINGTON, DC 20004-2128			ART UNIT	PAPER NUMBER
			2812	
		•	DATE MAILED: 07/28/2000	5

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
Office Action Commons	09/836,449	FONASH ET AL.				
Office Action Summary	Examiner	Art Unit				
	Richard A. Booth	2812				
The MAILING DATE of this communication appeariod for Reply	ears on the cover sheet	with the correspondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUN 6(a). In no event, however, may a ill apply and will expire SIX (6) MC cause the application to become	DNTHS from the mailing date of this communication. ABANDONED (35 U.S.C. § 133).				
Status						
1)⊠ Responsive to communication(s) filed on 19 De	ecember 2005 and 09 M	av 2006				
	_					
,						
	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
	, , , , , , , , , , , , , , , , , , ,	,				
Disposition of Claims						
- ' '	Claim(s) <u>1-99</u> is/are pending in the application.					
_	4a) Of the above claim(s) <u>98 and 99</u> is/are withdrawn from consideration.					
S)⊠ Claim(s) <u>1-28 and 34-72</u> is/are rejected.						
<u> </u>	Claim(s) <u>29-33</u> is/are objected to.					
8) Claim(s) are subject to restriction and/or	election requirement.					
Application Papers						
9)☐ The specification is objected to by the Examiner						
10) The drawing(s) filed on is/are: a) acce	pted or b) objected to	by the Examiner.				
Applicant may not request that any objection to the	_	-				
Replacement drawing sheet(s) including the correction		· ·				
11) The oath or declaration is objected to by the Exa						
Priority under 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date (4).	4) Interview Paper No	Summary (PTO-413) (s)/Mail Date Informal Patent Application (PTO-152)				

Art Unit: 2812

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 12/19/05 has been entered.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Art Unit: 2812

Claims 1-8, 10-12, 14-16, 18, 20-23, 34, 37-50, 57-61, 64, 66, 68, and 72 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tu et al., U.S. Patent 5,352,635 in view of Kalkan et al., "Nanocrystalline Si thin films with arrayed void-column network deposited by high density plasma" or Robbie et al., U.S. Patent 6,248,422.

Tu et al. shows the invention as claimed including a method of processing a substrate 10 comprising the steps of: forming a high surface area to volume ratio material layer (porous silicon) over a surface of a substrate; and removing at least a portion of said porous silicon layer (see fig. 3A-3I and their description).

Tu et al. is applied as above but fails to expressly disclose where the porous layer is a non-helical columnar void deposited layer.

Kalkan et al. discloses the formation of a columnar void deposited layer (see abstract). In view of this disclosure, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Tu et al. so as to form the porous layer of a columnar void deposited layer as disclosed by Kalkan et al. because these layers have a very high porosity while enjoying the unique properties of conventional porous layers. Alternatively, Robbie et al. discloses the formation of a columnar void deposited layer (see fig. 6 and its description). In view of this disclosure, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Tu et al. so as to form the porous layer of a columnar void deposited layer as disclosed by Robbie et al. because these layers can

Art Unit: 2812

be made to have an excellent porosity and are suitable as porous layers (see, for example, col. 2-lines 14-20).

Regarding the particular processing parameters of the columnar layer, it would have been obvious to one of ordinary skill in the art to determine through routine experimentation the optimum processing parameters and would not lend patentability to the instant application absent the showing of unexpected results.

Furthermore, concerning the particular shape of the columnar void deposited layer, the configuration of the claimed columnar void deposited layer is a matter of choice which a person of ordinary skill in the art would have found obvious absent persuasive evidence that the particular configuration of the claimed container was significant. (see In re Dailey, 357 F.2d 669, 149 USPQ 47 (CCPA 1966)).

Regarding claim 2, note that the ratio of the porous silicon in Tu et al. will inherently have a ratio of up to 10,000 to 1.

Concerning claims 10-12, note that the removal of the porous silicon layer in Tu et al. is through etching.

With respect to claims 14-16, 20-21, and 47, note the additional coatings over the porous silicon and the through-holes formed through the overlying layers in Tu et al. (see figs. 3E-3G).

Concerning claim 34, note that in Tu et al. a material system is deposited on said substrate prior to step (a), followed by selectively removing portions of said deposited system retaining a portion of said materials system.

Regarding claims 41-42, note that the substrate in Tu et al. is silicon.

Claims 1-8, 10-12, 14-16, 18, 20-23, 34, 37-50, 57-61, 64, 66, 68, and 72 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yonehara et al., "ELTRAN; SOI-Epi Wafer by Epitaxial Layer Transfer from Porous Si". in view of Kalkan et al., "Nanocrystalline Si thin films with arrayed void-column network deposited by high density plasma" or Robbie et al., U.S. Patent 6,248,422.

Yonehara et al. shows the invention as claimed including a method of processing a substrate comprising the steps of: forming a high surface area to volume ratio material layer (porous silicon) over a surface of a substrate; and removing at least a portion of said porous silicon layer (see fig. 1 and its description).

Yonehara et al. is applied as above but fails to expressly disclose where the porous layer is a non-helical columnar void deposited layer.

Kalkan et al. discloses the formation of a columnar void deposited layer (see abstract). In view of this disclosure, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Yonehara et al. so as to form the porous layer of a columnar void deposited layer as disclosed by Kalkan et al. because these layers have a very high porosity while enjoying the unique properties of conventional porous layers. Alternatively, Robbie et al. discloses the formation of a columnar void deposited layer (see fig. 6 and its description). In view of this disclosure, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Yonehara et al. so as to form the porous layer of a

Art Unit: 2812

columnar void deposited layer as disclosed by Robbie et al. because these layers can be made to have an excellent porosity and are suitable as porous layers (see, for example, col. 2-lines 14-20).

Regarding the particular processing parameters of the columnar layer, it would have been obvious to one of ordinary skill in the art to determine through routine experimentation the optimum processing parameters and would not lend patentability to the instant application absent the showing of unexpected results.

Furthermore, concerning the particular shape of the columnar void deposited layer, the configuration of the claimed columnar void deposited layer is a matter of choice which a person of ordinary skill in the art would have found obvious absent persuasive evidence that the particular configuration of the claimed container was significant. (see In re Dailey, 357 F.2d 669, 149 USPQ 47 (CCPA 1966)).

Regarding claim 2, note that the ratio of the porous silicon in Yonehara will inherently have a ratio of up to 10,000 to 1.

Concerning claims 10-12, note that the removal of the porous silicon layer in Yonehara is through etching.

With respect to claims 14-17 and 21-22, note the additional coatings over the porous silicon in Yonehara et al..

Regarding claims 41-42, note that the substrate in Yonehara et al. is silicon.

Claims 1-8, 10-12, 14-16, 18, 20-23, 34, 37-50, 57-61, 64, 66, 68, and 72 are rejected under 35 U.S.C. 103(a) as being unpatentable over Steiner et al., "Using

Art Unit: 2812

porous silicon as a sacrificial layer" in view of Kalkan et al., "Nanocrystalline Si thin films with arrayed void-column network deposited by high density plasma" or Robbie et al., U.S. Patent 6,248,422.

Steiner et al. shows the invention as claimed including shows the invention as claimed including a method of processing a substrate comprising the steps of: forming a high surface area to volume ratio material layer (porous silicon) over a surface of a substrate; and removing at least a portion of said porous silicon layer (see fig. 2 and its description).

Steiner et al. is applied as above but fails to expressly disclose where the porous layer is a columnar void deposited layer.

Kalkan et al. discloses the formation of a columnar void deposited layer (see abstract). In view of this disclosure, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Steiner et al. so as to form the porous layer of a columnar void deposited layer as disclosed by Kalkan et al. because these layers have a very high porosity while enjoying the unique properties of conventional porous layers. Alternatively, Robbie et al. discloses the formation of a columnar void deposited layer (see fig. 6 and its description). In view of this disclosure, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Steiner et al. so as to form the porous layer of a columnar void deposited layer as disclosed by Robbie et al. because these layers can be made to have an excellent porosity and are suitable as porous layers (see, for example, col. 2-lines 14-20).

Art Unit: 2812

Regarding the particular processing parameters of the columnar layer, it would have been obvious to one of ordinary skill in the art to determine through routine experimentation the optimum processing parameters and would not lend patentability to the instant application absent the showing of unexpected results.

Furthermore, concerning the particular shape of the columnar void deposited layer, the configuration of the claimed columnar void deposited layer is a matter of choice which a person of ordinary skill in the art would have found obvious absent persuasive evidence that the particular configuration of the claimed container was significant. (see In re Dailey, 357 F.2d 669, 149 USPQ 47 (CCPA 1966)).

Regarding claim 2, note that the ratio of the porous silicon in Steiner will inherently have a ratio of up to 10,000 to 1.

Concerning claims 10-11, note that the removal of the porous silicon layer in Steiner is through etching.

With respect to claims 14-16 and 21, note the additional coating in Steiner over the porous silicon (see introduction).

Concerning claim 34, note that a material system in Steiner is deposited on said substrate prior to step (a), followed by selectively removing portions of said deposited system retaining a portion of said materials system.

Regarding claims 41-42, note that the substrate in Steiner is silicon.

Art Unit: 2812

Claims 1-8, 10-12, 14-16, 18, 20-23, 34, 37-50, 57-61, 64, 66, 68, and 72 are rejected under 35 U.S.C. 103(a) as being unpatentable over Xiang-Zheng et al., U.S. Patent 5,242,863 in view of Kalkan et al., "Nanocrystalline Si thin films with arrayed void-column network deposited by high density plasma" or Robbie et al., U.S. Patent 6,248,422.

Xiang-Zheng et al. shows the invention as claimed including a method of processing a substrate 10 comprising the steps of: forming a high surface area to volume ratio material layer (porous silicon) 32 over a surface of a substrate; and removing at least a portion of said porous silicon layer (see col. 6-line 62 to col. 8-line 15 and figs. 3A-3K).

Xiang-Zheng et al. is applied as above but fails to expressly disclose where the porous layer is a non-helical columnar void deposited layer.

Kalkan et al. discloses the formation of a columnar void deposited layer (see abstract). In view of this disclosure, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Xiang-Zheng et al. so as to form the porous layer of a columnar void deposited layer as disclosed by Kalkan et al. because these layers have a very high porosity while enjoying the unique properties of conventional porous layers. Alternatively, Robbie et al. discloses the formation of a columnar void deposited layer (see fig. 6 and its description). In view of this disclosure, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Xiang-Zheng et al. so as to form the

Art Unit: 2812

porous layer of a columnar void deposited layer as disclosed by Robbie et al. because these layers can be made to have an excellent porosity and are suitable as porous layers (see, for example, col. 2-lines 14-20).

Regarding the particular processing parameters of the columnar layer, it would have been obvious to one of ordinary skill in the art to determine through routine experimentation the optimum processing parameters and would not lend patentability to the instant application absent the showing of unexpected results.

Furthermore, concerning the particular shape of the columnar void deposited layer, the configuration of the claimed columnar void deposited layer is a matter of choice which a person of ordinary skill in the art would have found obvious absent persuasive evidence that the particular configuration of the claimed container was significant. (see In re Dailey, 357 F.2d 669, 149 USPQ 47 (CCPA 1966)).

Regarding claim 2, note that the ratio of the porous silicon in Xiang-Zheng et al. will inherently have a ratio of up to 10,000 to 1.

Concerning claims 10-12, note that the removal of the porous silicon layer in Xiang-Zheng et al. is through wet etching (see col.7-lines 59-61).

With respect to claims 14-17 and 21, note the additional coating (18,36,46) over the porous silicon in Xiang-Zheng et al..

Concerning claim 34, note that in Xiang-Zheng et al. a material system 18 is deposited on said substrate 10 prior to step (a), followed by selectively removing portions of said deposited system retaining a portion of said materials system.

Art Unit: 2812

Regarding claims 41-42, note that the substrate 10 in Xiang-Zheng et al.is silicon.

Claims 54-56 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yonehara et al., "ELTRAN; SOI-Epi Wafer by Epitaxial Layer Transfer from Porous Si" in view of Kalkan et al., "Nanocrystalline Si thin films with arrayed void-column network deposited by high density plasma" or Robbie et al., U.S. Patent 6,248,422 as applied to claims 1-8, 10-12, 14-16, 18, 20-23, 34, 37-50, 57-61, 64, 66, 68, and 72, and further in view of Tayanaka et al., "Thin-Film Crystalline Silicon Solar Cells Obtained by Separation of a Porous Silicon Sacrificial Layer".

Yonehara et al. is applied as above but fails to expressly disclose bonding to a second organic substrate. Tayanaka et al. discloses forming a solar cell using wafer bonding to a second organic plastic substrate (see abstract and fig. 1, for example). In view of this disclosure, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Yonehara et al. so as to use a second plastic substrate in the wafer bonding process because this leads to a large cost savings.

Claims 9, 13, 24-27, 62-63, and 65 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tu et al., U.S. Patent 5,352,635 in view of Kalkan et al., "Nanocrystalline Si thin films with arrayed void-column network deposited by high density plasma" or Robbie et al., U.S. Patent 6,248,422 as applied to claims 1-8, 10-12,

Art Unit: 2812

14-16, 18, 20-23, 34, 37-50, 57-61, 64, 66, 68, and 72, and further in view of Welbourn et al., U.S. Patent 5,262,000.

Tu et al. shows the invention as claimed but fails to expressly disclose wherein the porous layer is formed upon an intervening layer located between the porous layer and the substrate, wherein a portion of the intervening layers is removed, selectively etching so as to retain a portion of a sacrificial layer,

Welbourn et al. discloses a method of using sacrificial layers S1 and S2, whereby a portion of the sacrificial layers is retained, an intervening layer is located between the sacrificial layer S2 and the substrate S, the sacrificial layer S2 is patterned, wherein removal of the sacrificial layer S2 removes a portion of the underlying sacrificial layer S1, and wherein through holes are opened to reach the sacrificial layer followed by the formation of additional layers to close the through holes (see figs. 1-12 and their description). In view of this disclosure, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Tu et al. so as to use the sacrificial layer process of Welbourn et al. so as to form a MEMS device because this is shown to be a suitable method in which to form a MEMS device.

Claims 9, 13, 24-27, 62-63, and 65 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yonehara et al., "ELTRAN; SOI-Epi Wafer by Epitaxial Layer Transfer from Porous Si" Y in view of Kalkan et al., "Nanocrystalline Si thin films with arrayed void-column network deposited by high density plasma" or Robbie et al., U.S.

Art Unit: 2812

Patent 6,248,422 as applied to claims 1-8, 10-12, 14-16, 18, 20-23, 34, 37-50, 57-61, 64, 66, 68, and 72, and further in view of Welbourn et al., U.S. Patent 5,262,000.

Yonehara et al. shows the invention as claimed but fails to expressly disclose wherein the porous layer is formed upon an intervening layer located between the porous layer and the substrate, wherein a portion of the intervening layers is removed, selectively etching so as to retain a portion of a sacrificial layer,

Welbourn et al. discloses a method of using sacrificial layers S1 and S2, whereby a portion of the sacrificial layers is retained, an intervening layer is located between the sacrificial layer S2 and the substrate S, the sacrificial layer S2 is patterned, wherein removal of the sacrificial layer S2 removes a portion of the underlying sacrificial layer S1, and wherein through holes are opened to reach the sacrificial layer followed by the formation of additional layers to close the through holes (see figs. 1-12 and their description). In view of this disclosure, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Yonehara et al. so as to use the sacrificial layer process of Welbourn et al. so as to form a MEMS device.

Claims 9, 13, 24-27, 62-63, and 65 are rejected under 35 U.S.C. 103(a) as being unpatentable over Steiner et al., "Using porous silicon as a sacrificial layer" in view of Kalkan et al., "Nanocrystalline Si thin films with arrayed void-column network deposited by high density plasma" or Robbie et al., U.S. Patent 6,248,422 as applied to claims 1-

Art Unit: 2812

8, 10-12, 14-16, 18, 20-23, 34, 37-50, 57-61, 64, 66, 68, and 72, and further in view of Welbourn et al., U.S. Patent 5,262,000.

Steiner et al. shows the invention as claimed but fails to expressly disclose wherein the porous layer is formed upon an intervening layer located between the porous layer and the substrate, wherein a portion of the intervening layers is removed, selectively etching so as to retain a portion of a sacrificial layer,

Welbourn et al. discloses a method of using sacrificial layers S1 and S2, whereby a portion of the sacrificial layers is retained, an intervening layer is located between the sacrificial layer S2 and the substrate S, the sacrificial layer S2 is patterned, wherein removal of the sacrificial layer S2 removes a portion of the underlying sacrificial layer S1, and wherein through holes are opened to reach the sacrificial layer followed by the formation of additional layers to close the through holes (see figs. 1-12 and their description). In view of this disclosure, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Steiner et al. so as to use the sacrificial layer process of Welbourn et al. so as to form a MEMS device because this is shown to be a suitable method in which to form a MEMS device.

Claims 9, 13, 24-27, 62-63, and 65 are rejected under 35 U.S.C. 103(a) as being unpatentable over Xiang-Zheng et al., U.S. Patent 5,242,863 in view of Kalkan et al., "Nanocrystalline Si thin films with arrayed void-column network deposited by high density plasma" or Robbie et al., U.S. Patent 6,248,422 as applied to claims 1-8, 10-12,

Art Unit: 2812

14-16, 18, 20-23, 34, 37-50, 57-61, 64, 66, 68, and 72, and further in view of Welbourn et al., U.S. Patent 5,262,000.

Xiang-Zheng et al. shows the invention as claimed but fails to expressly disclose wherein the porous layer is formed upon an intervening layer located between the porous layer and the substrate, wherein a portion of the intervening layers is removed, selectively etching so as to retain a portion of a sacrificial layer,

Welbourn et al. discloses a method of using sacrificial layers S1 and S2, whereby a portion of the sacrificial layers is retained, an intervening layer is located between the sacrificial layer S2 and the substrate S, the sacrificial layer S2 is patterned, wherein removal of the sacrificial layer S2 removes a portion of the underlying sacrificial layer S1, and wherein through holes are opened to reach the sacrificial layer followed by the formation of additional layers to close the through holes (see figs. 1-12 and their description). In view of this disclosure, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Steiner et al. so as to use the sacrificial layer process of Xiang-Zheng et al. so as to form a MEMS device because this is shown to be a suitable method in which to form a MEMS device.

Claims 67 and 97 are rejected under 35 U.S.C. 103(a) as being unpatentable over Xiang-Zheng et al., U.S. Patent 5,242,863 in view of Kalkan et al., "Nanocrystalline Si thin films with arrayed void-column network deposited by high density plasma" or Robbie et al., U.S. Patent 6,248,422 as applied to claims 1-8, 10-12, 14-16, 18, 20-23,

Art Unit: 2812

34, 37-50, 57-61, 64, 66, 68, and 72, and further in view of Burns et al., U.S. Patent 6,048,734.

Xiang-Zheng et al. is applied as above but fails to expressly disclose adding liquid or gas into the cavity structure and using the cavity for movements of chemicals.

Burns et al. discloses adding Freon into a cavity prior to sealing (see col. 23-lines 10-45) and using the device for transportation of chemicals (see abstract). In view of this disclosure, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Xiang-Zheng et al. so as to fill the cavity with liquid as shown by Burns et al. because this is shown to be an effective method to fill an airgap.

Claims 28 and 70-71 are rejected under 35 U.S.C. 103(a) as being unpatentable over Xiang-Zheng et al., U.S. Patent 5,242,863 or Steiner et al., "Using porous silicon as a sacrificial layer" or Tu et al., U.S. Patent 5,352,635 as applied to claims 1-8, 10-12, 14-16, 18, 20-23, 34, 37-50, 57-61, 64, 66, 68, and 72.

The above references are applied as above but fail to show the height and width of the cavity structure. However, it would have been obvious to one of ordinary skill in the art at the time the invention was made to determine through routine experimentation the optimum height and width of the cavity based upon a variety of factors including the device dimensions and would not lend patentability to the instant application absent the showing of unexpected results. Regarding the use of a stencil layer, the examiner takes

Art Unit: 2812

official notice that it is prima facie obvious to utilize stencil layers for the purposes of patterning layers.

Claim 19 is rejected under 35 U.S.C. 103(a) as being unpatentable over Xiang-Zheng et al., U.S. Patent 5,242,863 in view of Kalkan et al., "Nanocrystalline Si thin films with arrayed void-column network deposited by high density plasma" or Robbie et al., U.S. Patent 6,248,422 as applied to claims 1-8, 10-12, 14-16, 18, 20-23, 34, 37-50, 57-61, 64, 66, 68, and 72, and further in view of Burns et al., U.S. Patent 6,048,734.

Xiang-Zheng et al. is applied as above but fails to expressly disclose forming through-holes through the substrate to remove the sacrificial layer.

Burns et al. discloses forming through holes 36 to remove the sacrificial material (see col. 23-lines 10-45). In view of this disclosure, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Xiang-Zheng et al. so as to remove the sacrificial material using through holes in the substrate because such a method is a suitable way to remove sacrificial material.

Claims 19 and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yonehara et al., "ELTRAN; SOI-Epi Wafer by Epitaxial Layer Transfer from Porous Si" n view of Kalkan et al., "Nanocrystalline Si thin films with arrayed void-column network deposited by high density plasma" or Robbie et al., U.S. Patent 6,248,422 as applied to claims 1-8, 10-12, 14-16, 18, 20-23, 34, 37-50, 57-61, 64, 66, 68, and 72 above in view of Burns et al., U.S. Patent 6,048,734.

Art Unit: 2812

Yonehara et al. is applied as above but fails to expressly disclose forming through-holes through the substrate to remove the sacrificial layer.

Burns et al. discloses forming through holes 36 to remove the sacrificial material (see col. 23-lines 10-45). In view of this disclosure, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Xiang-Zheng et al. so as to remove the sacrificial material using through holes in the substrate because such a method is a suitable way to remove sacrificial material.

Response to Arguments

Applicant's arguments filed 12/19/05 have been fully considered but they are not persuasive. Applicant argues that Kalkan et al. is not available as a reference in the application because there is support for the claimed subject matter in various related patents and provisional applications. The examiner respectfully submits that he has looked through the aforementioned documents and has not found support under 35 USC 112, first paragraph, particularly for the subject matter of claims 1-2. For these reasons, the rejections are respectfully maintained. Note that many of the claims in the application are already indicated as being allowable.

Allowable Subject Matter

Claims 29-33 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Art Unit: 2812

Claims 73-89 and 90-96 are allowed.

Conclusion

This is a RCE of applicant's earlier Application No. 09/836,449. All claims are drawn to the same invention claimed in the earlier application and could have been finally rejected on the grounds and art of record in the next Office action if they had been entered in the earlier application. Accordingly, **THIS ACTION IS MADE FINAL** even though it is a first action in this case. See MPEP § 706.07(b). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no, however, event will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Richard A. Booth whose telephone number is (571) 272-1668. The examiner can normally be reached on Monday-Thursday from 7:30-6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Lebentritt can be reached on (571) 272-1873. The fax phone

Application/Control Number: 09/836,449 Page 20

Art Unit: 2812

number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Rickard A. Booth Primary Examiner Art Unit 2812

July 23, 2006